A configurable CPU Cache Simulator in C++ that models direct-mapped and n-way set-associative caches using LRU replacement, and reports cache hits, misses, hit rate, and miss rate for memory address traces.